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Abstract—The rapid development of Artificial Intelligence (AI)
and Internet of Things (IoT) increases the requirement for
edge computing with low power and relatively high processing
speed devices. The Computing-In-Memory(CIM) schemes based
on emerging resistive Non-Volatile Memory(NVM) show great
potential in reducing the power consumption for AI computing.
However, the device inconsistency of the non-volatile memory
may significantly degenerate the performance of the neural
network. In this paper, we propose a low power Resistive RAM
(RRAM) based CIM core to not only achieve high computing
efficiency but also greatly enhance the robustness by bit line
regulator and bit line weight mapping algorithm. The simulation
results show that the power consumption of our proposed 8-
bit CIM core is only 3.61mW (256*256). The SFDR and SNDR
of the CIM core achieve 59.13 dB and 46.13 dB, respectively.
The proposed bit line weight mapping scheme improves the
top-1 accuracy by 2.46% and 3.47% for AlexNet and VGG16
on ImageNet Large Scale Visual Recognition Competition 2012
(ILSVRC 2012) in 8-bit mode, respectively.
Index Terms—In-memory computing, Non-volatile memory,
Neuromorphic chip, Resistance inconsistency, Weight quantiza-
tion and mapping
I. INTRODUCTION
IN the past decade, with internet of things, cloud comput-ing, computer vision, and artificial intelligence becoming
increasingly connected to do perception, cognition, decision,
and interaction, sensing devices in intelligent products are
going to be the key interfaces to the real world. However,
communication, storage, information retrieval, computation,
and recognition will face great challenges due to the ex-
tremely large amount of sensing data. Because of the sepa-
ration of the data acquisition, processing, and analysis, the
conventional intelligent systems are suffering from problems
like high construction cost, high power consumption, low
efficiency, and long latency [1]. To address these issues, the
majority of AI computations will be moved to light-weight
IoT devices [2]. Nevertheless, Moores Law has come to the
end and the processor performance will be benefited little
from Complementary Metal Oxide Semiconductor (CMOS)
technology node scaling down. Therefore, we have to design
new hardware architectures and software algorithms to meet
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the requirement of the perception, computation, and storage
at the end devices with limited computation capability and
storage resources.
The high density and low power emerging resistive Non-
Volatile Memory (NVM) [3]–[11] which enables massive par-
allel Computing In-Memory (CIM) is a promising candidate to
solve the above-mentioned issues [12]–[14]. The majority of
works are utilizing the multilevel resistance of the resistive
memory for both storage and computation [15]–[18]. For
example, Hewlett Packard Laboratories (HPL) proposed a Dot
Product Engine (DPE) with the inverting amplifier [19]. [20]
designed In-Situ Analog Arithmetic in Crossbars (ISAAC)
which utilizes eight 4 level RRAM cells to represent 16-bit
weight. Though resistive NVM provides a potential solution
as the CIM unit, its non-ideal properties greatly degenerate
the reliability of the system. A few widely known properties
of resistive NVM are the non-linear resistance value with
different biasing voltage, level to level resistance variation, and
cell to cell resistance variation, which will cause significant
errors in quantization, resulting in the accuracy loss in the
network. To reduce the mapping errors and improve the
linearity of the CIM system, a more reliable design is needed
which may be at the cost of the increasing of the computing
energy.
[21], [22] proposed Serial-Input Non-Weighted Product
(SINWP) whose inputs are modulated by time instead of
the analog voltage, which will address the non-linearity issue
caused by the biasing voltage. However, the digital-to-time
converter will greatly increase the computing time at high
data width. [23] proposed a novel Multiple Binary RRAM
with Active Integrator (MBRAI) CIM core architecture, where
multiple binary RRAM cells are used to store one weight.
MBRAI could save a lot of power because binary code is
used at the input instead of a time signal. Therefore, it requires
only n CIM computations instead of 2n. The n-bit input data
are sequentially computed by the CIM core and weighted
at the output neurons, which greatly improves the linearity
because of the identical input voltage. However, the power
consumption of this scheme is dominated by the operational
amplifier (>95%) [23], which reduces the computing effi-
ciency of the CIM core to 0.61 Tera-Multiply-Accumulates
per Second per Watt (TMACs/s/W). What’s more, the accuracy
is still be influenced by the quantization and the inconstancy
of the resistive NVM cells. To reduce power consumption, a
CIM core with regulated passive integrators is proposed in this
paper. A pseudo-binary weight quantization and bit line weight
mapping method aimed at solving the resistance inconsistency
is also introduced. The simulation results show that the power
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2consumption of the proposed 256*256 CIM core in 8-bit mode
is reduced by 98.2% compared with MBRAI.
The rest of this paper is organized in the following manner.
Section II introduces the background of CIM with resistive
NVMs. Section III shows the proposed circuit, problems
brought by resistance inconsistency, and corresponding opti-
mization. Finally, simulation results are presented in Section
IV with the conclusion in Section V.
II. BACKGROUND AND RELATED WORKS
The majority of the computations in the neural network are
matrix multiplication and accumulate operations, which can be
well implemented by crossbar architecture as shown in Fig. 1.
The processing units shown as black dots multiply the input
from word lines by the stored weight. The neuron represented
by the triangle accumulates the multiplication results at the
same bit line.
 
Word lines
Bit lines
Fig. 1. Microarchitecture of a CIM core. The word lines get input data from
the former neurons while the bit lines is to accumulate data at the neurons
(triangles). The black dots are the computing unit.
In conventional schemes, the weight of the neural network
is stored in SRAM. For example, [24] proposed a 7-bit input
and 1-bit weight MAC using a 10T SRAM cell. However,
the precision is limited by the 1-bit weight and the area
is large due to the SRAM array. Emerging NVMs which
have high density and simpler structure as memory unit will
greatly improve the precision of the weight and reduce the
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Fig. 2. Basic architecture of HPL’s Dot-Product Engine
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Fig. 3. Simplified integration circuit with OPA.
core area for its application on CIM. A design of CIM core
with NVM in DPE is shown in Fig. 2. It employs memristor
crossbar for matrix multiplication where memristor stores the
weight by its resistance. Once the input is converted to analog
voltage by DAC, the output voltage is determined by the
conductance of the resistance as Vout =
∑
VinGRf , where
Rf is the feedback resistance, and G is the conductance of the
cross-point memristor device. After that, the output voltage
is digitalized by the ADC for data transmission. DAC and
ADC, which are power-hungry components, are necessary to
resist the noise and signal deformation in data transmission.
MBRAI proposed in [23] moves the input DACs to the output
and shares the ADC for lower power consumption. RRAM is
chosen as the storage unit for its reconfigurability, high density,
and low power consumption. However, it is a great challenge
to precisely control the resistance value of RRAM. Therefore,
MBRAI utilizes n RRAM cells with binary resistance states
whose high resistance state (HRS) is 0 and low resistance
state(LRS) is 1, to represent an n-bits weight to achieve a high
Effective Number of Bits (ENOB) for weight mapping. Fig.
3 is the simplified integration circuit of MBRAI. The input
is sent in bit by bit from Least Significant Bit (LSB) to Most
Significant Bit (MSB), which is more computing reliable since
every bit is identical in computation. The importance of each
bit of the input data and network weights are weighted by the
charge redistribution at the neurons.
Though MBRAI achieves better computing reliability, there
are still two critical issues that need to be addressed. Firstly,
the power consumed by amplifiers in active integrators ac-
counts for more than 95% of the energy cost of the whole CIM
core. Secondly, the resistance of the RRAM cells has a wide
distribution, resulting in significant quantization errors when
mapping weights of the neural network into the RRAM array.
To address the first issue, a passive integrator is proposed. A
regulator is designed to improve the linearity of the integration
results. The details will be introduced in Section III.A. To
address the second issue, a pseudo-binary quantization and bit
line weight mapping method is proposed to reduce the impact
3of the resistance inconsistency. The details will be introduced
in Section III.B.
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Fig. 4. Passive integrator with amplifier removed and its integration process.
III. PROPOSED CIM CORE AND MAPPING METHOD
Although a passive integrator can significantly reduce power
consumption by removing the amplifier, it has a serious non-
linear problem. Fig. 4 shows the passive integrator circuit
and its integration process where the current decreases with
the decreasing of the integrating voltage VC . To improve the
linearity of the circuit, we design an optimized n-bit integral
multiplier shown in Fig. 5:
1) We switch the position of RRAM and transistor in
1T1R so that the reading voltage on the RRAM cell
is mainly determined by the gate and threshold voltages
of the transistor. To differentiate from the conventional
structure, the new structure is named as 1R1T.
2) The saturation current of the transistor in 1R1T can
be influenced by the change of the integrating voltage
because of the channel length modulation effect. To
minimize the impact of the integrating voltage, we add
NMOS T0 at bit line to isolate the integrating voltage
and drain voltage of 1R1T and thus reduce the variation
of the integrating current.
3) Because the load of the bit line is affected by the number
of input lines and the weights’ values, the linearity of
the circuit is still influenced by the change of the source
voltage of T0 (the drain voltage of the 1R1T). Therefore,
a regulator is added at T0 to make sure the stability of
the drain voltage of 1R1T.
4) Besides the nonlinearity in the bit line voltage, the
cell to cell variation makes the devices’ integrating
current inconsistent which decreases the robustness of
the system. To improve reliability, we propose a pseudo-
binary quantization and bit line weight mapping method
with corresponding circuit which utilizes the uncertainty
of resistive NVM to reduce quantization error.
A. CIM Core with Regulated Passive Integrator
1) Core Design: Assuming the n-bit input sequence
is X1, X2, ..., Xl and the weight is W1,W2, ...,Wl, the
multiplication and accumulation(MAC) can be expressed as
Y =
l∑
i=1
XiWi =
l∑
i=1
n−1∑
j=0
2jxi,jWi
=
l∑
i=1
n−1∑
j=0
2j
n−1∑
k=0
2kxi,jwi,k
(1)
where xi,n−1xi,n−2...xi,0 and wi,n−1wi,n−2...wi,0 is the bi-
nary format of Xi and Wi (xi,j , wi,k ∈ (0, 1)), respectively.
It can be observed from Eq. 1 that there are three consecutive
accumulations. The proposed CIM core utilizes n integrator
cells to get
∑l
i=1 xi,jwi,k by charge integration, and the
results are stored in the passive regulated neuron composed
by the capacitance array in Fig. 5 for charge redistribution
to get the
∑l
i=1 xi,jWi. The
∑l
i=1 xi,jWi is also added up
by charge redistribution to get
∑l
i=1XiWi. The integration
for the resistances in the same bit line will be finished
simultaneously by sharing the integrator so that the MAC can
be finished parallelly to achieve a smaller core area and faster
computing speed. Multiple neurons are enabled at a time in
the integration phase when the inputs are divided into n cycles
and calculated from LSB to MSB. After integration and charge
redistribution, the data conversion phase is started for neurons
to convert the analog results into digital output.
2) Integral Multiplier: The word line inputs shown in Fig.
5 are sent in once a bit from LSB to MSB. The process
of multiplication in the integral multiplier includes the
integration phase and the charge redistribution phase. When
in the integration phase, S2 is closed, S1, S3, and S4 are
open. After the integration, the charge is redistributed with S1
and S2 open and S3 and S4 closed in the charge redistribution
phase. Taking Cn−1 as an example, the integrating voltage
after the integration phase is
Vc,n−1 = V −c,n−1 −
VD2
∑l−1
i=0DiT
CfRi
(2)
where V −c,n−1 is the initial voltage of Cn−1, Di is one input
bit of the ith input line, l is the number of input lines, T is the
integration time, Ri is the equivalent resistance of the 1R1T
unit of the ith input line and VD2 is the drain voltage of 1R1T
unit. The capacitances satisfy the following constraint
Cf = 2Cn−1 = 22Cn−2 = 23Cn−3 = . . . = 2nC0 (3)
Assuming there is only one input line and the initial integrating
voltage is set to V c−, the integrating voltage Vs after one step
of charge redistribution is
VS =
Vc,n−1Cn−1 + Vc,n−2Cn−2 + . . .+ Vc,0C0 + V −C C0
Cn−1 + Cn−2 + . . .+ 2C0
= V −C −
VD2T
Cf
(
2−1
l−1∑
i=0
Di,n−1
Ri,n−1
+ 2−2
l−1∑
i=0
Di,n−2
Ri,n−2
+ . . .+ 2−n
l−1∑
i=0
Di,0
Ri,0
)
(4)
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Fig. 5. Integration circuit without amiplifier
ADC’s sampling capacitance CS which is connected to
the integrator’s capacitance array is in the meantime used
to add up the n partial products. Let CS = Cf , the new Vout is
Vout = 2
−1 (VS + V −out) (5)
where V −out represents the former voltage of the CS . Assuming
the initial voltage of the CS is Vinit, then after n steps of the
charge redistribution, the voltage change is
4Vout =Vinit −
(
2−nVinit + 2−nVS,0 + . . .+ 2−1VS,n−1
)
=2−n
[
(Vinit − VS,0) + . . .+ 2n−1 (Vinit − VS,n−1)
]
=2−n
n−1∑
j=0
2j4VS,j (6)
where VS,n−1 is the (n−1)th integrating voltage of VS and
4VS,j is the voltage change of VS in the jth integration. As
long as the 4VS,j is designed to represent the result of the∑l
i=0 xi,jWi, Eq. 6 gives the result of
∑l
i=0
∑7
j=0 2
jxi,jWi.
3) Regulated Passive Integrator: By switching the position
of 1T1R in Fig. 3 to 1R1T in Fig. 5, we can get the following
equations
I =
1
2
K2 (VG2 − VR − Vth2)2 (7)
I =
VR
R
(8)
where K2 is the device parameter of T2, Vth2 is its threshold
voltage, R is the resistance of RRAM device, VR is resistance’s
read voltage, I is the integrating current passing through the
1R1T unit. According to Eq. 7 8, we can get
VR = VG2 − Vth2 −
√
2K2R(VG2 − Vth2) + 1− 1
K2R
(9)
The drain voltage of T2 (VD2), which is isolated from the
integrating voltage by T0, satisfies the following equation
Ib =
1
2
K0 (VG0 − VD2 − Vth0)2 (10)
where Ib is the integrating current of the bit line, K0 is the
device parameter of T0. The proposed regulator circuit shown
in Fig. 5 stabilizes the VD2 of the 1R1T units by applying a
negative feedback. T1 works at the saturation region, which
satisfies the following equation
Iref =
1
2
K1 (VD2 − Vth1)2 (11)
where K1 is the device parameter of T1, Vth1 is the threshold
voltage of T1. According to Eq. 10 11, we get
VG0 = Vth1 +
√
Iref
K1
+ Vth0 +
√
Ib
K0
(12)
VD2 = Vth1 +
√
Iref
K1
(13)
Since Iref is a constant, the drain voltage VD2 of the 1R1T
unit is stabilized by the regulator.
5B. Pseudo-binary Quantization and Bit Line Weight Mapping
Method
As the weight of the neural network is quantized to n
bits rather than a continuous value, the quantization errors
when mapping the weight of the neural network into the CIM
system will influence the accuracy of inference. What’s more,
the resistance distribution of resistive NVM may worsen the
quantization. Therefore, it’s necessary to discuss the quanti-
zation method and the corresponding errors in this section.
To reduce the quantization error caused by the cell to cell
variation, a pseudo-binary quantization and bit line weight
mapping method is proposed.
1) Quantization Error with NVM: Quantization is an
important method for compressing the neural network and
accelerating the computation speed, among which uniform
quantization is a basic one. The typical quantizer of uniform
quantization can be expressed as
Q(x) = ∆ ·
⌊
x
∆
+
1
2
⌋
(14)
where ∆ is the quantization step size of some value, x is the
value to be quantized. When the quantization step size (∆) is
small relative to the variation in the signal being quantized,
it is simple to show that the mean squared error which is
also called the quantization noise power produced by such a
rounding operation will be ∆
2
12 . The calculation process is
QE =
∫ ∆
2
0
x2
∆
2
dx =
∆2
12
(15)
The maximum (wmax) and the minimize (wmin) of the data
range and the quantization bits n determine the quantization
step size since they usually have the relationship
∆× 2n = (wmax − wmin) (16)
Considering the resistance distribution, the practical non-
linear quantizer is shown as follows
2n∑
i=1
∆i = (wmax − wmin) (17)
Assuming the resistance distribution is a general normal
distribution represented as
f
(
x|µ, σ2) = 1√
2piσ2
e−
(x−µ)2
2σ2 (18)
The Probability Density Function (PDF) of the quantization
error is the noncentral chi-squared distribution with one
degree of freedom. Then, the mean value of the quantization
error is given by
µ = k+
λ
12
= 1+
µ2
12
= 1+
∆2
12
= 1+
(wmax − wmin)2
12× 22n (19)
and the variance of the quantization error is
σ2 = 2(k + 2λ) = 2 + 4µ2 = 2 + 4∆2
= 2 +
(wmax − wmin)2
22(n−1)
(20)
As we can see, the quantization error is greatly increased
when there is a distribution in resistance. Since the quantiza-
tion errors are accumulated in the network, the accuracy will
be greatly reduced.
2) Resistance Measurement: The proposed quantization
and mapping method needs the resistance value of the RRAM
array in LRS, so we firstly set all memory units to LRS and
read the resistance of the RRAM array by ADC in resistance
reading phase. The reading process consists of integration
phase and charge redistribution phase when the switches are
set different from multiplication. For example, when reading
the resistance unit Rn−1,m−1 in Fig. 5, the switches in the
same bit line with Rn−1,m−1 are used while the others stay
open. In the integration phase, S1, S3, and S4 are open, S2
is closed and the input of (m− 1)th word line is 1 while the
others are 0. The integration result is a typical result of Eq.
2 where l=1, D=1. When ADC read the integrating voltage
during the charge redistribution, S2, S3, and S4 are closed
and S1 is open. The voltage read by ADC is
Vout =
Vinit + VS
2
(21)
where Vinit is the initial voltage for both sampling capaci-
tances and integration capacitances, and VS is the integration
result. The integration process satisfies
Vinit − VS = IT
Cf
=
VD2T
RCf
(22)
where I is the integrating current passing through 1R1T unit,
T is the integration time, R is 1R1T’s resistance and VD2 is
the read voltage of the bit line. Therefore, we can get
R =
VRT
2Cf (Vinit − Vout) (23)
3) Quantization and Mapping Method: Since the
normalized resistance in LRS is not exactly digital 1, a
pseudo-binary code whose importance of bits from MSB
to LSB is still the same as the conventional binary code is
proposed in our mapping schemes. The main difference is
that the value of the pseudo-binary code is related to the
resistance of the memory unit, which is given by
wˆ = rn−1 × 2n−1 + rn−2 × 2n−2 + . . .+ r0 × 20 (24)
where for the LRS, ri is the normalized resistance of
the ith bit (mean value is 1) of the weight. For the high
resistance, since the resistance can be much larger than the
low resistance, ri is set as 0, and the uncertainty of the high
resistance is ignored in this paper. The weight quantization
procedure is from MSB to LSB and we define the condition
as follows
q =!
[(
ri × 2i−1 − wres > 0.5
)
|(ri <= 0.5)|
(
ri × 2i−1 > 2× wres
)] (25)
where ri is the ith bit of normalized memory resistance, and
wres is the remaining weight after partial quantization. The
component (ri <= 0.5) is to abandon the device with too
large resistance in LRS and ri × mi − wres > 0.5 is to
check if the remaining weight is larger than the product of
6the importance of the bit and the resistance of the memory.
The component ri ×m > 2× wres is to minimize the quan-
tization error of the LSB. Because of the memory resistance
distribution, |r0 ×m0 − wres| could be larger than wres. In
other words, the memory should be in high resistance in case
|r0 − wres| > wres to minimize the quantization errors.
However, the initial memory sequence may not be the
best solution to minimize the quantization error. For example,
assuming w=13.4, and four memory units with normalized
resistance 1.05, 1.1, 1.125, 0.93 are used to quantize the
weight. The conventional binary code may give a quantization
error of 0.4 (4’b1101). Based on the given sequence, the
resistance states of the four cells are low, low, high, low,
which reduce the quantization error to -0.33. Furthermore, if
we switch the third cell with MSB, the resistance of the four
cells will be 1.125, 1.1, 1.05, and 0.93. In such a sequence,
the resistance states of the four cells can be set to low, low,
high, and high to minimize the quantization error to 0. This
example shows that the sequence of the memory units is very
important to minimize the quantization error.
The traversal algorithm can be used to search all possible
sequences, and the sequence for the minimal quantization error
is picked and configured in the chip. However, it may require
a long searching time and its computation complexity is O(n!).
Moreover, the cells in the same bit line should be in the same
sequential position. Assuming the size of the weight matrix
need to be quantized is R*1 and the size of RRAM array
is R*C where C means the weight is quantized to C bits,
we propose a greedy mapping algorithm whose loss when
quantizing the ith bit is defined as
loss = max
j∈R
(wi−1,j − wˆi,j)
j=R∑
j=1
(wi−1,j − wˆi,j)2 (26)
where wi−1,j is the remaining value of the jth weight after
partial quantization and wˆi,j is the value quantized by the
pseudo-binary quantization method in the ith bit of the jth
row. Eq. 26 has taken both the worst case and the average
case of the searching results into consideration. This bit line
selection is started from MSB which influences the mapping
result most to LSB. The algorithm traverses the remaining bit
lines and chooses the bit line with minimum loss as the ith
bit. To apply the algorithm in the circuit, the n* MUXn in Fig.
5 is used for switching the connection between the bit lines
of the RRAM array and the integrators. When mapping the
weights to the core, all the RRAMs are set to LRS at first.
Then, according to the proposed mapping method, RRAMs
with value 0 are set to HRS. By using this bit line weight
mapping method, the computation complexity is reduced from
O(n!) to O(n2).
IV. SIMULATION RESULTS
In this section, we do the functional verification of the mul-
tiplication and resistance reading process. Then we evaluate
the circuit with dynamic performance, energy cost on circuit
level and compare it with other CIM schemes on core level
and network level. Finally, we present the robustness of the
circuit. The circuit simulations are done in Cadence Analog
(a)
(b)
Fig. 6. Transient simulation results of (a) integration phase and charge
redistribution phase for one bit of input (b) the core’s multiplication process
of 8’b10111010 as input and 8’b11101100 as weight.
Fig. 7. Process of resistance reading where the state of the switches
controlling it is presented
Mixed Signal (AMS) with a 45nm generic Process Design Kit
(PDK) and the network simulations are done on caffe platform.
A. Functional Verification
1) Multiplication Process Verification: We simulate the
computing process shown in Fig. 6 to check the correctness
of the proposed circuit in 8-bit mode. Fig. 6(a) presents the
integration phase in an integrator, the integrating voltage VC
shown in Fig. 5 is reset to 1V at 384 ns, and the integration
phase starts at 393 ns. After 20 ns, the integration phase is
completed and VC is decreased to 745.2mV. Then the charge
redistribution starts at 415 ns. When charge redistribution
is done, the 8 integrating voltages are converted to Vout.
After that, VC is reset to 1V for the next integration. Fig.
6(b) shows the whole multiplication process of an 8-bit input
(8’b10111010) and 8-bit weight (8’b11101100). The input
7TABLE I
CIM CORE PERFORMANCE COMPARISON BETWEEN MBRAI AND THE
PROPOSED
MBRAI [23] Proposed
Supply Voltage 1.1V 1V
Computing Speed 1.85M/s 1.85M/s
SFDR 67.42dB 59.13dB
SNDR 45.48dB 46.13dB
ENOB 7.26bit 7.37bit
TABLE II
ENERGY COST COMPARISON BETWEEN MBRAI AND PROPOSED CIM
CORE
MBRAI [23] Proposed
Technology 45nm Technology 45nm
Supply Voltage 1.1V Supply Voltage 1V
System Clock 16.7MHz System Clock 16.7MHz
Integral Amlifier 0.22mW Regulator circuit 1.11uW
Core(256*256) 199.68mW Core(256*256) 3.61mW
sequence is sent in from LSB to MSB and after 8 cycles
of integration and charge redistribution, the output voltage
Vout is 831.6mV. Then ADC converts it to digital result as
8’b10101011. The theoretical results of the output voltage
and digital result are 831.5mV and 8’b10101011, respectively.
Therefore, the design achieves its functional requirement.
2) Resistance Measurement Verification: Fig.7 presents the
resistance measuring process of one 1R1T unit where the state
of the switches in the same bit line is simulated. The output
voltage is set to 1V at first and the integration phase is started
at 190 ns. Since only one 1R1T is working, the integrating
current is small and thus the integrating time is set to 110
ns which is much longer than that of MAC operation. After
integration, the sampling phase (i.e. the charge redistribution
phase) starts at 440ns and the output voltage is 0.994 V. Then
the ADC converts it to digital output.
B. Performance Evaluation
1) Circuit Level Performance: Table I shows the dynamic
performance comparison between MBRAI and the proposed
core. The computing speed, SFDR, SNDR, ENOB of the
proposed CIM core are 1.85M/s, 59.13dB, 46.13dB, and
7.37bit, which are close to the performance indicators of
MBRAI. Table II gives the power cost comparison between
the proposed scheme and MBRAI. MBRAI consumes 0.22
mW on amplifiers for stable read voltage while the proposed
circuit only consumes 1.11uW on the regulator circuit, and the
total power consumption of the core(256*256) is reduced by
98.2%.
2) Core Level Comparison: The core level comparison
between the proposed scheme and the other CIM core schemes
is shown in Table III. The simulation results show that
the proposed design achieves energy efficiency as high as
553.01 TMACs/s/W in 2-bit input 2-bit weight pattern, 205.30
TMACs/s/W in 4-bit input 4-bit weight pattern, and 33.63
TMACs/s/W in 8-bit input 8-bit weight pattern. Compared
with MBRAI, whose energy efficiency is 77.76 TMACs/s/W
in 1-bit input 3-bit weight pattern, 38.8 TMACs/s/W in 2-
bit input 3-bit weight pattern, and 0.61 TMACs/s/W in 8-
bit input 8-bit weight pattern, the proposed scheme achieves
much higher energy efficiency (55.13 times in 8-bit input 8-
bit weight pattern). Though [27] achieves a low average power
consumption in fixed-4 input and fixed-4 weight pattern, the
throughout of the core is limited by the rate coding scheme.
Meanwhile, the power consumption in [27] will increase
with the input value increase, which may achieve a much
higher power consumption in practice. Comparing with other
CIM schemes, the proposed CIM core achieves better energy
efficiency.
3) Network Level Comparison: The accuracy and energy
estimation comparison between the proposed scheme and other
RRAM based schemes is shown in Table IV. Though the bi-
nary CIM scheme performs well on small-scale networks, the
performance of this scheme on large-scale networks is much
worse than the multibit based schemes because of its 1-bit
quantization. When considering the energy cost, our scheme
reduces 99.81% of inference energy per image compared with
the binary CIM scheme and 98.17% compared with MBRAI
for LeNet on MNIST. The proposed scheme also reduces
99.69% inference energy per image compared with the binary
CIM scheme and 98.64% compared with MBRAI for AlexNet
on ILSVRC 2012. Therefore, by abandoning the amplifiers,
the proposed scheme achieves much lower inference energy
cost.
C. Robustness Analysis
1) Linearity Analysis: The linearity comparison of integra-
tion results under different initial integrating voltage (0.7∼1V)
between the integrator without 1T1R unit position switching,
integrator without T0, and integrator with T0 is shown in
Fig. 8(a), Fig. 8(b), and Fig. 8(c), respectively. The Differ-
ential Nonlinearity (DNL) and Integration Nonlinearity (INL)
are used to evaluate the performance. The INL/DNL is (-
1.66∼0.89)/(-2.19∼1.95) LSB for the integrator without 1T1R
unit position switching, (-0.63∼0.95)/(-1.24∼1.35) LSB for
integrator without T0, and (-0.40∼0.60)/(-0.79∼0.87) LSB
for the integrator with T0 which confirms that the linearity
of the integration process is greatly improved by 1T1R unit
position switching and T0. Fig. 9(a) and Fig. 9(b) present the
linearity evaluation of the proposed integral multiplier with
different input and weight by the code density measurement.
The circuit achieves INL/DNL of (-0.51∼0.36)/(-0.35∼0.28)
LSB, (-0.60∼0.001)/(-0.14∼0.17) LSB corresponding to input
value and weight, respectively. The linearity comparison of
the integral multiplier under different input lines between
the circuit with regulator and without regulator is shown in
Fig. 9(c) and Fig. 9(d), respectively. The INL/DNL is (-
2.01∼-0.38)/(0.01∼0.01) LSB for the circuit with regulator
and (-12.7∼4.26)/(-0.2∼0.62) for the circuit without regulator,
which shows that the linearity in terms of the number of input
lines is significantly improved by the regulator for providing
a relatively stable drain voltage of 1R1T when the loads of bit
line change.
2) PVT Simulation: To verify the robustness of the circuit,
different combinations of process, voltage, and temperature
8TABLE III
CORE LEVEL COMPARISON BETWEEN THE PROPOSED SCHEME AND OTHER CIM SCHEMES
Structure Technology Crossbar Size Weight/Data Bit Throughout(GMACS) Power(mW) Efficiency(TMACs/s/W)
SINWP [21] [22] 55nm 256*512 fixed-3/fixed-1 — — 53.17fixed-3/fixed-2 — — 21.9
MBRAI [23] 45nm 256*256
fixed-3/fixed-1 1524 19.6 77.76
fixed-3/fixed-2 1040 26.8 38.8
fixed-8/fixed-8 121.4 199.68 0.61
A 22nm 2Mb ReRAM CIM Macro [26] 22nm 512*512
fixed-2/fixed-1 — — 121.38
fixed-4/fixed-2 — — 45.52
fixed-4/fixed-4 — — 28.93
Proposed 45nm 256*256
fixed-2/fixed-2 1092.2 1.975 553.01
fixed-4/fixed-4 546.1 2.66 205.30
fixed-8/fixed-8 121.4 3.61 33.63
A CIM SRAM Macro in 7nm FinFET CMOS [27] 7nm 4kb fixed-4/fixed-4 186.2 1.06 175.5
TABLE IV
ACCURACY AND ENERGY ESTIMATION OF DIFFERENT RRAM-BASED SCHEME
Network The Number of Operations Structure System Frequency Data Bit Crossbar Size top-1 error Rate Energy(uJ/img) Saving(%)
LeNet on MNIST 0.42M
BNN+ADCs [25] 100MHz 1 128*128 1.40% 6.68 99.81%
MBRAI [23] 25MHz 8 256*256 0.97% 0.71 98.17%
Proposed 16.7MHz 8 256*256 0.90% 0.013 —
AlexNet on ILSVRC 2012 720M
BNN+ADCs [25] 100MHz 1 128*128 73.90% 5.42E+03 99.69%
MBRAI [23] 25MHz 8 256*256 44.16% 1.23E+03 98.64%
Proposed 16.7MHz 8 256*256 43.60% 16.65 —
TABLE V
PVT SIMULATION ON ENOB
Process ff ss tt
Temperature(◦C) -40 80 -40 80 27
Voltage(V) 0.9 1.1 0.9 1.1 0.9 1.1 0.9 1.1 1
ENOB(bit) 7.36 7.3 7.25 7.1 7.35 7.27 7.05 7.03 7.37
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Fig. 8. The INL/DNL comparison of integration results under different
integrating voltage(0.7∼1V) between (a) integrator without 1T1R unit position
switching, (b) integrator without T0, and (c) integrator with T0.
are chosen to do the PVT simulation where ENOB is used
to evaluate the core’s performance. The ENOBs in these PVT
combinations are all greater than 7 bits as shown in Table
V which indicates that the proposed circuit is reliable with
variations of process, voltage, and temperature.
3) Quantization and Mapping Methods Comparison: To
add the impact of resistance distribution into the weight of the
neural network, the resistance reading phase is needed when
the ADC is used to read the resistance of the RRAM array. To
make things easy, the process of ADC reading 1R1T circuit
with fixed resistance is firstly simulated by 1400 Monte Carlo
simulations to evaluate the impact of the transistor variation,
then the resistance inconsistency is evaluated by adding a
normalized Gaussian distribution. The ormalized distribution
of RRAM array read by ADC is shown in Fig.10, where
the standard deviation of the normalized Gaussian distribution
is 0.2. Fig. 11 shows the comparison of 1400 Monte Carlo
simulations on the computation error of combination of i put
180, weight 75, number of input lines 128 betwee normal
mapping and bit line weight mapping method. The average
value and the standard deviation of the error in normal
mapping method are 0.124 LSB and 1.744LSB, respectively,
while those of the errors in bit line weight mapping method are
0.013 LSB and 0.104 LSB, respectively. he mapping result
indicates that the bit line weight mapping method significantly
improves our CIM core’s robustness to variations of device
inconsistency.
To test the effect of the bit line weight mapping method on
network level, three quantization and mapping methods are
simulated. The first one is normal binary quantization and
mapping method, which quantifies the weight to digital 8-
bit value and set the resistance HRS/LRS according to the
corresponding digital bit 0/1. The second one is resistance
based quantization and mapping method that quantifies the
weight according to Eq. 25. The third o e is resistance based
quantization and bit line weight mapping method proposed
in this paper. Fig. 12(a) shows the quantization error ratio
(sum of absolute values of quantization error/sum of absolute
9(a)
(b)
(c)
(d)
Fig. 9. The evaluation of linearity in terms of (a) different input(0-255) and
(b) different weight(0-255) and the INL/DNL comparison between (c) integral
multiplier with regulator and (d) integral multiplier without regulator under
different input lines(1-256).
values of weight) and the loss of top-1 accuracy compari-
son between three methods under different quantization bits
(the deviation of normalized resistance is 0.2) and different
standard deviation of normalized resistance distribution (the
quantization bits is 8) on AlexNet and ILSVRC 2012; Fig.
12(b) presents the quantization error ratio and the loss of top-1
accuracy comparison between quantization methods with dif-
ferent quantization bit (the deviation of normalized resistance
is 0.2) and standard deviation of the resistance distribution
(the quantization bits is 8) on VGG16 and ILSVRC 2012.
As shown in Fig. 12, the optimized quantization and bit line
weight mapping method helps reduce the quantization errors
and improve the inference accuracy both on AlexNet and
VGG16. For example, the accuracy loss in 8-bit mode with
0.2 deviation on AlexNet are 2.97% and 0.51% for normal
binary mapping method and bit line weight mapping method,
respectively, and those on VGG16 are 2.70% and 0.39% for
normal binary mapping method and bit line weight mapping
method, respectively. What’s more, with the uncertainty of the
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Fig. 10. Normalized resistance distribution read by ADC where the standard
deviation of normalized Gaussian distribution is 0.2.
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Fig. 11. Comparison of 1400 Monte Carlo simulations on the computation
error of combination of input 180, weight 75, number of input lines 128
between (a) normal mapping and (b) bit line weight mapping method.
resistance increasing the effect of the optimization is more
evident.
V. CONCLUSION
In this paper, an 8-bit RRAM based CIM core with regulated
passive neuron and bit line weight mapping method has been
proposed. The non-linearity brought by the passive integrator
and the errors caused by quantization and the cell to cell
variation have been discussed. To address the above issues,
the detailed regulated integral multiplier and the bit line
weight mapping method have been presented. The circuit level
simulation has shown that the proposed CIM core achieves
3.61mW on power consumption with the size of 256*256
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Fig. 12. The accuracy comparison between A: Resistance based quantization and bit line weight mapping method, B: Normal binary quantization and mapping
method, and C: Resistance based quantization and normal mapping method. (a) The left two figures are quantization error ratio (sum of absolute values of
quantization error/sum of absolute values of weight) and loss of top-1 accuracy of AlexNet on ILSVRC 2012 with different quantization bits (the deviation of
normalized resistance is 0.2) while the right two are quantization error ratio and loss of top-1 accuracy of AlexNet on ILSVRC 2012 with different standard
deviation of normalized resistance distribution (the quantization bits is 8). (b) The left two figures are quantization error ratio and loss of top-1 accuracy of
VGG16 on ILSVRC 2012 with different quantization bits (the deviation of normalized resistance is 0.2) while the right two are quantization error ratio and
loss of top-1 accuracy of VGG16 on ILSVRC 2012 with different standard deviation of normalized resistance distribution (the quantization bits is 8).
in 8-bit input and 8-bit weight mode, which is reduced by
98.2% compared with MBRAI while the SFDR and SNDR of
the CIM core achieve 59.13 dB and 46.13 dB, respectively.
The network level simulation has shown that the CIM core
achieves 0.90% top-1 error rate with 0.013 uJ/img on LeNet
and 43.60% top-1 error rate with 16.65 uJ/img on AlexNet,
which are better than other schemes. The linearity and PVT
simulation has been done to verify the robustness of the circuit.
The simulation on mapping methods has shown that compared
with normal mapping method, the proposed bit line weight
mapping scheme achieves better performance which improves
the top-1 accuracy by 2.46% and 3.47% for AlexNet and
VGG16 on ILSVRC 2012 in 8-bit mode.
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